pub const periph_interrput_t_ETS_ICACHE_SYNC0_INTR_SOURCE: u32 = 42; // 42u32
Expand description

< interrupt of instruction cache sync done, LEVEL