pub const periph_interrput_t_ETS_CORE0_DRAM0_PMS_INTR_SOURCE: periph_interrput_t = 57;